

# **INTEGRATED PCI INTERFACE CARD AND BUS SYSTEM** **THEREOF**

## **BACKGROUND OF THE INVENTION**

### **(A) Field of the Invention**

5           The present invention relates to an integrated peripheral component interconnect (PCI) interface card and its bus system, particularly to a PCI interface card that integrates at least two bus masters and the bus system thereof.

### **(B) Description of Related Art**

10           PCI slots have become an industrial standard of personal computers, and acts as a conjunction channel for high performance PCI interfaces cards and processors. The PCI interface card, such as sound card, modem, display card, and TV tune card, etc. achieves 100 MB data exchange with the processor by being inserted into the PCI slot of 32-bit bus width.

15           On a PCI interface card, sometimes there might be more than two bus masters, and in such case a PCI bridge is needed to designate a bus authority between these bus masters, and distribute I/O ports and the start address and size of the memory.

20           The prior art PCI bus system is illustrated in FIG. 1. The motherboard end of personal computers comprises a PCI host controller 11, such as the north bridge in a chipset. The PCI host controller 11 can be used in arbitrating which one of the PCI interface cards installed in the PCI slots can obtain the bus authority. The interface card end comprises three interface cards, which are first PCI interface card 12, second PCI interface  
25           card 13 and third PCI interface card 14, wherein the first PCI interface card 12 comprises a first bus master 121, a second bus master 122 and a PCI bridge 16, and the second PCI interface card 13 and third PCI interface card

14 comprise third bus master 131 and fourth bus master 141, respectively.  
As the first PCI interface card 12 comprises two bus masters, a PCI Bridge  
16 should be added to designate a bus authority.

The drawbacks of the using PCI bridge 16 are as follows:

- 5
1. the framework of the drive software needs to be changed;
  2. the overall performance is lowered; and
  3. the overall costs are higher.

With the popularity of PCI interface cards that comprise multiple bus  
masters, it becomes a prominent issue to figure out how to raise the  
10 performance of the interface cards and lower their costs.

## SUMMARY OF THE INVENTION

The main object of the present invention is to provide an integrated  
PCI interface card and its bus system, which are capable of accomplishing  
correct data access on PCI interface cards that comprise multiple bus  
15 masters without the assistance of the conventional PCI bridge.

In order to fulfill the above-mentioned object, the integrated PCI  
interface card of the present invention includes at least two bus masters, a  
control unit and one multiplexer. The control unit is used in generating the  
bus request and bus acknowledge signals of the at least two bus masters.  
20 The multiplexer is used in selecting an unused address line to be the  
identification selection signal of one of the at least two bus masters.

The integrated PCI bus system of the present invention comprises at  
least one integrated PCI interface card, a PCI host controller, at least one  
bus request signal, at least one bus acknowledge signal and at least one  
25 identification selection signal. The PCI host controller is used in arbitrating  
which PCI interface card owns use permission. The at least one bus request

signal is issued from the at least one integrated PCI interface card to the PCI host controller. The at least one bus acknowledge signal is issued from the PCI host controller to respond to the request of the at least one integrated PCI interface card. The at least one identification selection  
5 signal is issued from the PCI host controller for selecting and starting one of the bus masters in the integrated PCI interface card.

The integrated PCI interface card of the present invention can generate at least the following advantages:

1. the framework of drive software is unchanged, due to not adding  
10 hardware that is sufficient to affect system modules;
2. the overall performance is improved, as many unnecessary control signals are eliminated; and
- 3 . the overall costs are lowered, as the PCI bridge is omitted.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

15 The present invention will be described according to the appended drawings in which:

FIG. 1 shows a prior art PCI bus system;

FIG. 2 shows a PCI bus system according to the present invention;

20 FIG. 3 shows a preferred embodiment of the integrated PCI interface card of the present invention;

FIG. 4 shows another preferred embodiment of the integrated PCI interface card of the present invention; and

FIG. 5 shows a timing diagram of the PCI bus system according to the present invention.

## DETAILED DESCRIPTION OF PREFERRED EMBODIMENT

The PCI bus system of the present invention is illustrated in FIG. 2. One of the technical characteristics of the present invention lies in a first PCI interface card (integrated PCI interface card) 22 that comprises multiple bus masters being away from the PCI Bridge of the prior art. In order for PCI host controller 21 to be able to distinguish the difference between the first bus master 221 and the second bus master 222, which are located on the first PCI interface card 22, the present invention makes them show the difference right upon the designing of the control circuits.

Firstly, the control signals between the PCI host controller 21 and the first through the fourth PCI interface cards 22 ~ 25 include REQ\_0 through REQ\_3, GNT\_0 through GNT\_3, INT\_0 through INT\_3, and IDSEL\_0 through IDSEL\_3. A REQ (bus request) signal line represents that a bus master sends a request of hoping to obtain the PCI bus to the PCI host controller 21, while GNT (bus acknowledge) signal line represents that the PCI host controller 21 consents to have the bus master obtain the PCI bus. As there is only one set of control signal lines of REQ\_0 and GNT\_0 between the first PCI interface card 22 and the PCI host controller 21, in order to tell the difference of REQ and GNT signal lines on the first bus master 221 and second bus master 222, the first interface card 22 additionally includes a control unit 223 for generating corresponding REQ\_A and GNT\_A for use by first bus master 221, and REQ\_B and GNT\_B for use by second bus master 222, according to a finite state machine, as illustrated in FIG. 3.

The algorithm of the finite state machine is as follows:

/\* As stated below is an example of a PCI interface card that comprises three bus masters, but yet the number of bus masters can vary, depending on the needs in actual practice \*/

State START

Enter PCI\_1

State PCI\_1:

If REQ\_A is activated then {keep state in PCI\_1 and let REQ\_0 be activated}

5 Else if REQ\_C is activated then keep state in PCI\_3

Else keep state in PCI\_2;

If GNT\_0 is activated then keep GNT\_A activated;

State PCI\_2:

10 If REQ\_B is activated then {keep state in PCI\_2 and let REQ\_0 be activated}

Else if REQ\_A is activated then keep state in PCI\_1

Else keep state in PCI\_3;

If GNT\_0 is activated then keep GNT\_B activated;

State PCI\_3:

15 If REQ\_C is activated then {keep state in PCI\_3 and let REQ\_0 be activated}

Else if REQ\_B is activated then keep state in PCI\_2

Else keep state in PCI\_1;

If GNT\_0 is activated then keep GNT\_C activated;

20 End.

INT (interrupt) control signal line is used in representing the generation of interruption. Due to the first bus master 221 and second bus

master 222 being sharing the same interface card and the same bus slots, INT\_0 can be connected to the first bus master 221 and the second bus master 222 at the same time without any conflict, while in actual practice, other alternatives, such as INT\_1 or INT\_2, can be designated for the second bus master 222.

IDSEL\_0 (identification selection) control signal line is used in representing whether the PCI host controller 21 has selected the first interface card 22. However, in order for the PCI host controller 21 to further recognize the first bus master 221 and second bus master 222 being two different bus masters located on the first interface card 22, the present invention uses IDSEL\_0 for acting a start mechanism for selecting the first bus master 221, while using an unused address line to act as a start mechanism for selecting the second bus master 222. The unused address line can be selected by means of scanning unused address lines by a software application after power start-up, and specified as the IDSEL signal line for the second bus master 222.

FIG. 4 illustrates a preferred embodiment of the PCI interface card of the present invention. The first interface card 22 additionally comprises a multiplexer 224 and electronic erasable programming read-only memory (EEPROM) 225. Due to IDSEL\_0 being used in selecting the first bus master 221, while the second bus master 222 being without corresponding selection signal line, the present invention can be designed, at power start-up, to have the default value of the EEPROM 225 select the AD\_DULL of the multiplexer 224 as the initial selection signal line of the second bus master 222. Afterwards, a software program is used for scanning an unused address line (located between AD21 and AD27) so as to serve as the selection signal line of the second bus master 222.

FIG. 5 illustrates the timing diagram of the PCI bus system of the present invention, assuming that the system is at an extremely busy stage. As shown in the timing diagram, the first interface card 22 through the

fourth interface card 25 takes rotating turns in using the PCI bus, and the first bus master 221 and the second bus master on the first interface card 22 also takes rotating turns in using the PCI bus timeframe taken up by the first interface card 22.

- 5       The above-described embodiments of the present invention are intended to be illustrative only. Numerous alternative embodiments may be devised by those skilled in the art without departing from the scope of the following claims.